SPB_16.6 27號補丁下載鏈接--Hotfix_SPB16.60.027_wint_1of1.exe

cesc

27號補丁修復(fù)的BUG較多！
, O" b. Z7 o( `: B' u百度網(wǎng)盤下載鏈接http://pan.baidu.com/s/1mgwSsPy
2 I& G$ s. n" i9 @
DATE: 04-25-2014   HOTFIX VERSION: 027
. N1 ^& {8 i1 v) y1 `- l$ l===================================================================================================================================
* Q, f4 s  N6 \' ]' X( N& ]1 R, g& QCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
5 Q+ U: ^$ {0 v, a: y4 |308701  CONSTRAINT_MGR OTHER            Needs to delete user defined schedule in CM
' j) o& R% v/ D481674  allegro_EDITOR pads_IN          No board file saved from pads_in
$ C' q3 X( d  L! M) q982929  allegro_EDITOR EDIT_ETCH        can't route on NC pin and other that are not pin.
( k! |, V. D1 b2 @1012783 FSP            OTHER            Need Undo Command in FSP
/ R) }2 ]5 v! }. X4 k9 [2 y1017381 ALLEGRO_EDITOR DRC_CONSTR       Need Dynamic Phase to be able to measure back to the Drive Pins.
1072673 pcb_LIBRARIAN  GRAPHICAL_EDITOR Copy paste goes offgrid if mouse is moved
/ y. T) \# n; k1073231 CONCEPT_HDL    CORE             Copy-paste of signal names goes off-grid in Windows mode.
1105371 CONCEPT_HDL    INTERFACE_DESIGN Strange behavior when shorting two Net groups
1116498 CIS            LINK_DATABASE_PA link database with modified part results in Capture crash
# F9 K5 J3 K8 X* d$ ~  V1118632 ALLEGRO_EDITOR GRAPHICS         Text display refresh issue while in Edit > text command
1155821 SIG_INTEGRITY  LIBRARY          Xnet are not recalculated correctly when model is changed on the Series switch part defined as discrete with Espice mode
2 j# f* J" \; U1157372 ALLEGRO_EDITOR DRC_CONSTR       Dynamic phase for Diff Pairs not reporting back to Driver pin if pin escapes present
2 O* Q; }, G. d; y' n1171951 ALLEGRO_EDITOR CREATE_SYM       Jumper has a limited of count when it add to list.
1180871 CAPTURE        LIBRARY_EDITOR   Copied parts don't retain pin name and pin number settings
1185575 SIP_layout     DIE_STACK_EDITOR Updating symbols causes the graphics for the Assy layer to change from Bottom to Top.
1185772 PCB_LIBRARIAN  CORE             VALID_PACK_TYPE warning when cell was opened in PDV
( K/ O3 H+ `0 P, v1 O1192377 CAPTURE        SCHEMATIC_EDITOR Pin name/number position is incorrect on schematic if it is changed for a rotated part.
2 b9 P% r1 O- Z1202654 ALLEGRO_EDITOR GRAPHICS         Zoom using mouse wheel shall maintain the center co-ordinates
1208031 ALLEGRO_EDITOR INTERACTIV       Snap to Pin for via during Copy command do not snap to connect point everytime
. {$ g4 v5 }) S2 q6 L/ i1 {- O1208478 PSPICE         PROBE            Attached project gives overflow error with marching ON.
* H) ^3 J; h( x1210015 CONCEPT_HDL    CORE             The value of $PN should be not turned on spin or rotate symbol
1210425 CONCEPT_HDL    CORE             When moving a circuit tool reports that connectivity has changed
- D3 M3 ~1 C# q+ g: p) @1215858 ALLEGRO_EDITOR SHAPE            Force update does not void cline with the shape
1215906 ALLEGRO_EDITOR SHAPE            Dynamic shape fill smooth failed when copying to other layers
% t& R) j3 J0 Q% t# l1216358 CONCEPT_HDL    CORE             Can we improve our export BOM function to check if user did export physical function before exporting BOM?
# a6 L3 Z" |3 l! p1217364 CONCEPT_HDL    OTHER            Netlist reports fail because error: GScald failed.
2 j- u* V/ H1 \" c4 |$ _$ A( A1217529 CONCEPT_HDL    CORE             ADW checks do not catch single quotes in PTF values
4 b$ v# m4 K" Y1217556 F2B            PACKAGERXL       signal name change not sent to Allegro after packaging
) C- `+ r) _" x+ E# H1219283 ALLEGRO_EDITOR DRC_CONSTR       Show constraint is inconsistent when displaying region information
' }- t1 G6 U$ |* H  o3 A( ?7 O$ u$ l2 C1220078 F2B            PACKAGERXL       Export Physical crashes when ALL the part pins are added
1220393 CONSTRAINT_MGR CONCEPT_HDL      HDL import physical from board file will annotate CM data back to HDL which includes cross-section thickness.
# t( O5 X" L. J) N# P9 G1220540 ALLEGRO_EDITOR GRAPHICS         Need an option to see the pads inside the internal plane shapes
1220936 CONCEPT_HDL    CORE             About crash by vpadd/vpdelete command on Linux
1221059 ALLEGRO_EDITOR DRC_CONSTR       Get a "Shape to Thru Via Spacing" DRC error only the first time when the shape is manually voided.
1221182 ADW            TDA              Team Design with SAMBA
$ y3 n4 w# j) j  y* l- F1222442 CONSTRAINT_MGR UI_FORMS         Duplicate pin pairs appear in DiffPair
1223175 CONCEPT_HDL    CONSTRAINT_MGR   Schematic crashes when opened
1223533 ALLEGRO_EDITOR GRAPHICS         Why the through pins for STEP models are shown at an offset when viewed in 3D inside Package Symbol?
1223680 CONSTRAINT_MGR ECS_APPLY        Improve ECSet mapping by allowing user to address ambiguity of Parts
1224156 SIG_INTEGRITY  SIGWAVE          Exporting spreadsheet with filter Subitems in SigWave exports all waveforms
1224417 ALLEGRO_EDITOR PLOTTING         Hidden font pattern is not showing correct in 16.5 version also 16.6 version.
1224704 F2B            DESIGNVARI       There is no lock for the variant.dat file - multiple users can open the editor
1224968 ALLEGRO_EDITOR INTERACTIV       Delete >(RMB click) Cut> Snap Pick to>off grid loction does not work for lines.
1224982 CONCEPT_HDL    PDF              commandline publishpdf does not work when there are spaces in the path
1225114 CAPTURE        GENERAL          H-pins added after netgroup pin get color as of netgroup pin
1225494 CAPTURE        DRC              Different DRC results for Entire design and selection
" S5 O+ A: k- P; L, O0 e1226153 ALLEGRO_EDITOR INTERFACES       Export STEP should include PART_NUMBER property
9 Z- b7 b8 r+ A5 q! X+ j" q1226235 ALLEGRO_EDITOR EDIT_ETCH        Enhancement to include Pin_delay of descrete forming Xnet
1226372 CAPTURE        GENERATE_PART    ENH: Functionality to add pin spacing in New Part From Spreadsheet
1226477 CONCEPT_HDL    CORE             DE HDL縮 `Allowed Global Shorts?  function is inconvenient for Global Signal
/ j1 n) T; `3 |$ ^3 ]1226813 SIP_LAYOUT     LEFDEF_IF        ERROR SPMHLD-120 when importing a DEF file. Request to increase the number of characters/line in a .cml file
# y0 q% e) d- e) S( t! K0 B% h- X! D1227453 ALLEGRO_EDITOR SHAPE            Addition of Fillet generate Pin to Shape Spacing DRC errors and DBDOCTOR errors
1227461 ALLEGRO_EDITOR SHAPE            Sliding a cline for certain net changes the thermal relief connects for pins connected to another net from 4 to 5,6,7,8
1227469 CIS            DBC_CFG_WIZARD   Oracle Views not visible on Step2 of CIS Configuration
7 J. i5 z+ V  \1227780 CAPTURE        ANNOTATE         Inconsistent behaviour when annotating heterogeneous part
1227831 CONCEPT_HDL    CORE             Pin text and H-block name in upper case
1227954 CONCEPT_HDL    OTHER            supress check for global signals when wires are unconnected to pins
. n. r3 b% H) S$ u1228190 ALLEGRO_EDITOR OTHER            Unable to close the 'usage' window during license selection
, T2 r3 {0 S1 R, E1228899 CONSTRAINT_MGR INTERACTIV       Export/Import constraints in "overwrite" mode from same design shows different results when imported second time.
7 n4 ~# z# y5 k1228934 ALLEGRO_EDITOR EDIT_ETCH        The "View Active Layer" option like the Board Station should be provided for dynamic layer visibility.
1229316 ALLEGRO_EDITOR EDIT_ETCH        When routing with Hug only enabled we were able to route through other routes(sometimes Hug).
3 O& L4 G4 z' E4 }1229545 CONSTRAINT_MGR OTHER            Allegro indicate bundle scheduled nets in CM
1230056 ALLEGRO_EDITOR GRAPHICS         Bug: 3D View of Mechanical Symbol with the drill hole defined
1230432 CONCEPT_HDL    CORE             No Description information in BOM
1231148 F2B            DESIGNVARI       The variant.dat file is not updated with library PTF changes
1231625 F2B            DESIGNSYNC       VDD at command line needs to support sch2sch and test variable to write out report files
9 {( `& w: [, [9 B/ W1231697 CONCEPT_HDL    CORE             If any locked files exist force a pop-up dialog restricting certain commands
1231767 CONCEPT_HDL    OTHER            Unable to find under the search options single bit vector nets
1231961 ALLEGRO_EDITOR SHAPE            Shapes not updating to smooth unless we use force update and as a result false DRC's appear in board.
  U6 f9 ~: W* y* {+ K1232100 CONCEPT_HDL    SKILL            Unable to execute the SKILL commands in viewer mode
# ]0 u  m7 L7 x! f' A7 ]9 q+ L1232336 CONSTRAINT_MGR CONCEPT_HDL      cmFeedback takes 5hrs to complete during Import Physical
9 j7 h8 K- w& v/ |; n1232710 F2B            DESIGNVARI       Dehdl crash while moving component in variant viewer mode
6 ?6 ]" F$ p, l7 q1 ]6 d/ u1233894 F2B            PACKAGERXL       The page data is missing in the pst* and PCB files
5 ]6 t: Y6 C$ G4 C3 b9 B! i: U8 F- t1235785 CONCEPT_HDL    CREFER           cref_from_list custom text is not subsitituted in complex hierarchy
1235928 CAPTURE        SCHEMATIC_EDITOR OleObject modifications not saved
. k7 o3 h# h( T- y: C& S" O/ I1236065 CAPTURE        PART_EDITOR      Mirrored part after being edited get pin name locations incorrect
1236071 ALLEGRO_EDITOR SHAPE            Airgap for Octagonal Pads ignores DRC Value when Thermal set
  A- L2 `, N6 S2 P! p, a1236072 CONCEPT_HDL    CORE             Page 122 cannot be saved as logical page 119 has different page mapping in connectivity data and schematic
1236161 CONCEPT_HDL    CORE             Import Design shows the current project pages
5 ^. O. T1 n4 N$ v1236432 ALLEGRO_EDITOR PADS_IN          pads_in doesnot translate via and shape in some instances.
# o% F2 z$ H- w# ]' r1236557 CONCEPT_HDL    PDF              Running Publish PDF on command line in linux doesn't output progress until completion
; s  W" o, s' I, _& f: f" l1236589 CONCEPT_HDL    PDF              Enhancement license failure error should appear in pdfpuplisher  log file
1236644 ALLEGRO_EDITOR EDIT_ETCH        create fanout deletes shape
1236689 ALLEGRO_EDITOR GRAPHICS         Graphics displays extraneous lines when panning or zooming
1236781 F2B            PACKAGERXL       Export Physical produces empty files
1237331 PSPICE         ENVIRONMENT      pspice.exe <cir file name> - hangs when run
1237400 CIS            EXPLORER         Capture hangs on 2 consecutive runs of `refresh symbol from lib? command
1237437 CONCEPT_HDL    CONSTRAINT_MGR   CM Crash when saving after restore from definition
1237862 CONSTRAINT_MGR OTHER            A way to remove the RAVEL markers from the Constraint Manager.
1238852 CAPTURE        GENERAL          signal list not updated for buses
6 R. g3 ]' t) @. S, j  c1238856 FSP            DE-HDL_SCHEMATIC FSP schematic generation crashes
1239079 ALLEGRO_EDITOR INTERACTIV       The 16.6 Padstack > Replace function leaves old padstack.
8 C. s* H) Q) A& V1239706 CONSTRAINT_MGR ANALYSIS         The reflection result on a differential signal in the CM when Measurement location is DIE
1239763 PSPICE         PROBE            Cannot modify text label if right y axis is active
# L# w" ~) s# P% f1240276 ALLEGRO_EDITOR GRAPHICS         Printing to PDF from SigXp is giving unreadable images
# f7 w2 s5 l8 A# k9 e, ?8 ^1240356 CAPTURE        IMPORT/EXPORT    Can縯 import SDT schematic to Capture.
1240502 F2B            PACKAGERXL       Corrupt cfg_package does not stop PackagerXL from completing
; x& K6 e7 I% W+ w* ^3 D1240607 ALLEGRO_EDITOR OTHER            Footprint of screw hole got shift in DXF file
4 u4 o- r# X+ p5 e7 x% s* q" J5 o% [1240670 ALLEGRO_EDITOR PLACEMENT        Select multiple parts and Rotate makes them immovable
, Z* E! z7 M: O/ l) y% V  e1240773 CAPTURE        DRC              DRC check reports error for duplicate NetGroup Reference in complex hierarchy
5 h2 @0 g2 A8 F' s1 p: j1240845 SIG_EXPLORER   EXTRACTTOP       Narrowband via models for Mirrored BB Vias not extracted in in the interconn.iml and this gives bad ringing in waveforms
1241634 ALLEGRO_EDITOR OTHER            Netshort for pad-pad connect not working
1241776 CONCEPT_HDL    CORE             In hierarchal design not all pages are getting printed.
1241788 CONSTRAINT_MGR CONCEPT_HDL      Issues with changing focus in Constraint manager using keys on keyboard
1242683 ALLEGRO_EDITOR INTERACTIV       Color View Save replaces file without warning
: H5 _9 B0 J& w  k/ y+ k: T0 P1242818 ALLEGRO_EDITOR PLACEMENT        Placement edit mirror option places component on wrong side
1242847 ALLEGRO_EDITOR GRAPHICS         Need an option to suppress Via Holes in 3D Viewer
# g% X; r, R, w8 p, Q  R1242923 ADW            COMPONENT_BROWSE UCB reports Missing From DB only after selecting the Row in the search results
1243609 CONCEPT_HDL    CORE             autoprop for occurrence properties
1243682 F2B            DESIGNVARI       after undocking variant icon cannot be redocked back to GUI
1243686 ALLEGRO_EDITOR GRAPHICS         Invoking Edit->Text, the infinite cursor disappears until edit mode is changed.
1 a& z. `% Y- I% s( A$ Q8 U8 }. L5 c1243715 CAPTURE        PART_EDITOR      Pin name positioning get changed after rotating or mirroring
1244945 CONCEPT_HDL    PDF              PDF Publisher does not include image when file is not located in the root folder
1245568 CONCEPT_HDL    CORE             Dual unselect needed for wires attached to other net/source and property is not deselected when component is
% K$ Y+ G: ]' L9 x4 [' `1 j. d  r1245819 F2B            PACKAGERXL       wrong injected properties information passed during packaging of the design
5 P$ K3 [3 i3 X+ p( [1245916 SCM            CONCEPT_IMPORT   Where does the folder location reside for DEHDL imported blocks?
" N, s6 R# p8 O% ]6 B$ ]& w* \* b+ y3 ?1246347 CONSTRAINT_MGR CONCEPT_HDL      DEHDL crash if environment variable path has trailing backslash character
5 |% {' @( Q: D! Y/ @6 f- B1246896 ALLEGRO_EDITOR DFA              DFA_UPDATE on Linux reports err message if the path has Upper case characters
1247019 SIP_LAYOUT     DIE_STACK_EDITOR SiP Layout - refresh/update symbols is mirroring the assembly drawing data on DIE that is placed ChipDown
1247037 CAPTURE        LIBRARY_EDITOR   Copy & Paste of library parts resets pin name and number
1247089 CONCEPT_HDL    CORE             Group Align or Distribute > Left/Center/Right crashes DEHDL
1247163 CONCEPT_HDL    PDF              Physical Net Names in PDF not maintained
" z# w0 z- d/ H2 }3 ~: {1247462 CONCEPT_HDL    CORE             Text issue while moving with bounding box
3 z" [6 J# K- B9 l5 `1247464 ALLEGRO_EDITOR UI_FORMS         When using the define B/B via UI the end layer dropdown arrow is partially covered
% `+ t# ~& z1 _: }/ l8 a1249063 CONCEPT_HDL    CONSTRAINT_MGR   CM and SigXP doesn縯 respect PACK_IGNORE at components
* ~. v( @2 P: o- U8 R* m9 y1250270 CONCEPT_HDL    CORE             Part Manager Update places wrong parts
1251206 ALLEGRO_EDITOR ARTWORK          Aperture command cannot create appropriate aperture automatically from design.
1251356 ALLEGRO_EDITOR INTERFACES       Some STEP models are missing in 3D view of footprint, although all components have STEP model mapped in footprint
1251845 ALLEGRO_EDITOR EXTRACT          Crosshatch arcs do not extract correctly
1252143 APD            OTHER            When using the beta "shape to cline" command the tool is removing the shape instead of converting it.
) T: ?( @6 c! \0 v6 e) O$ K. i1252737 SIP_LAYOUT     OTHER            SiP Layout - Option to create shapes from Pins for WLP wafer level packaging technologies
: k, Z# @& |+ E1253424 SCM            SCHGEN           Export Schematics Crashes System Architect
1253508 ALLEGRO_EDITOR INTERFACES       Bug - Export IPC2581 exports Crosshatch shapes as filled
5 B( [: d; n( v: U2 h1253554 SIP_LAYOUT     OTHER            SiP Layout - Add Netlist Spreadsheet export to SiP layout to help with connectivity auditing
1254578 SPIF           OTHER            Specctra crash with Error -1073741819 for Auto router
$ \" z+ o, i& q" Y7 O3 _4 L& F1 Z1254637 ALLEGRO_EDITOR DRC_TIMING_CHK   adding nets to a net group causes constraint assignment error
1254676 GRE            IFP_INTERACTIVE  Rake Lines disappear when Auto-Interactive Breakout is enabled.
/ o3 P# W' w2 y2 ^# o1255067 SIG_INTEGRITY  REPORTS          Allegro hangs on Net Parasitc Report generation
1255267 ALLEGRO_EDITOR SKILL            axlDBGetPropDictEntry does not return a list of all objects
4 i; k# F$ Q" X% H1 e1255383 SIP_LAYOUT     IC_IO_EDITING    cant move bumps or driver in app mode
5 |) J$ j2 X# {* p# C  }/ x1255703 ALLEGRO_EDITOR SKILL            axlCNSSetPhysical and axlCNSGetPhysical return nil if a constraint set name is provided
1255759 ALLEGRO_EDITOR INTERFACES       Change the silkscreen OUTLINE from layerFunction DOCUMENT to layerFunction BOARD_OUTLINE
' p9 x& G$ x2 Q1 d1256457 CONCEPT_HDL    CONSTRAINT_MGR   Extracting a XNet from CM crashes the tool
1256597 GRE            CORE             Allegro GRE crashes while running Plan Spatial, on a particular design
1256650 ASI_PI         GUI              PFE - Cannot generate model file error when using company decap library
1256837 SIP_LAYOUT     DIE_EDITOR       Open and close of die editor takes too long
1257732 CONSTRAINT_MGR OTHER            Bug - Export Analysis Results in CM makes Allegro crash
1257755 ALLEGRO_EDITOR OTHER            Editing time in Display > Status seems to be logging wrong time
1258029 APD            WIREBOND         The bondwire lost after import the wire information
1258979 APD            NC               NC Drill: There is difference of number of drills.
1259484 SIP_LAYOUT     OTHER            SiP - calc min airgap calculate minimum airgap beta feature improvement
1259677 CONCEPT_HDL    CORE             hier_write -forcereset cause component prop change.
1259913 ALLEGRO_EDITOR UI_FORMS         Unable to save setting of "use secondary step models in 3D viewer"
1261758 ALLEGRO_EDITOR EDIT_ETCH        Auto Interactive Delay tune (AiDT) is deleting clines
" S5 d3 \5 m+ q! J: w# L5 c1262543 ALLEGRO_EDITOR MANUFACT         merge shape results in moved void
1264767 ALLEGRO_EDITOR DRC_TIMING_CHK   XNET is choosing to resolve to a different name from 16.5 to 16.6 and is causing constraint loss
# n. h* |8 l% B+ e
* X/ W4 q4 l6 N( @! a

神魔TZ

看看 學(xué)習下別人不一樣的方法  看能不能更加高效

杭航行

66666666666666666666666666666666666666
' u2 h, E5 {) D