電子產(chǎn)業(yè)一站式賦能平臺(tái)

PCB聯(lián)盟網(wǎng)

搜索
查看: 1489|回復(fù): 0
收起左側(cè)

allegro Sigxplorer 差分信號(hào)仿真提示創(chuàng)建2-pin ESpice

[復(fù)制鏈接]

2

主題

12

帖子

74

積分

一級(jí)會(huì)員

Rank: 1

積分
74
跳轉(zhuǎn)到指定樓層
樓主
發(fā)表于 2022-7-19 15:28:07 | 只看該作者 回帖獎(jiǎng)勵(lì) |倒序?yàn)g覽 |閱讀模式
在Candence 16.6中Sigxplorer進(jìn)行差分信號(hào)仿真提示:W- Automatically switching buffer delays from "on-the-fly" to "From Library" for diff
pair simulations. This is due to limitations of the Ibis standard for defining a
diff pair buffer delay test fixture. The suggested method for generating buffer
delays for a diff pair is to create a 2-pin ESpice device and use the assignment
mechanism in the "Differential Buffer Delays" form.
(Access in the IBIS Device Model Editor -> IBIS Device Pin Data -> Buffer Delays.)

該報(bào)錯(cuò)會(huì)導(dǎo)致仿真參數(shù)直接將從"on-the-fly" 變成"From Library"
按照提示,我在對(duì)應(yīng)差分信號(hào)的模型中找到了對(duì)應(yīng)的ESPICE MODEl,那么這個(gè)2-pinESPICE MODEL如何創(chuàng)建,從哪里選擇?
差分信號(hào)的器件IBIS模型是從官網(wǎng)直接下載下來的


本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有賬號(hào)?立即注冊(cè)

x

發(fā)表回復(fù)

本版積分規(guī)則


聯(lián)系客服 關(guān)注微信 下載APP 返回頂部 返回列表